Copyright (C) 2000-2012 |
GNU Info (nasm.info)Section B.4.302B.4.302. `STMXCSR': Store Streaming SIMD Extension Control/Status ----------------------------------------------------------------- STMXCSR m32 ; 0F AE /3 [KATMAI,SSE] `STMXCSR' stores the contents of the `MXCSR' control/status register to the specified memory location. `MXCSR' is used to enable masked/unmasked exception handling, to set rounding modes, to set flush-to- zero mode, and to view exception status flags. The reserved bits in the `MXCSR' register are stored as 0s. For details of the `MXCSR' register, see the Intel processor docs. See also `LDMXCSR' (*Note Section B.4.133::). automatically generated by info2www version 1.2.2.9 |